ECC Array Architecture Block Diagram in DDR5 and DDR4